Use this page to discuss script 4067 automatic generator for Verilog HDL (upgraded) and RtlTree

  • Add constructive comments, bug reports, or discuss improvements (see the guideline).
  • Do not document the script here (the author should do that on
  • This page may be out of date: check the script's page above, and its release notes.


Suggest to add auto end comment function like in Emacx. That is, add an end comment for each if-else block after the "end", like "else // if !(a & b)", "end // if (a & b)". --February 25, 2014

Ad blocker interference detected!

Wikia is a free-to-use site that makes money from advertising. We have a modified experience for viewers using ad blockers

Wikia is not accessible if you’ve made further modifications. Remove the custom ad blocker rule(s) and the page will load as expected.